Inputs for Matrix A are stored in storage unit A and inputs for Matrix B are stored in storage unit B. Load matrices with inputs stored in storage units, perform matrix multiplication and store output in storage unit C. 
RTL Schemantic of design, Waveforms, Synthesis Report, Vhdl code and Test Bench of Design.